



# Analysis of Low Power, Area- Efficient and High Speed Fast Adder

Pallavi Saxena<sup>1</sup>, Urvashi Purohit<sup>2</sup>, Priyanka Joshi<sup>3</sup>

PG Scholar, Department of ECE, Mody Institute of Technology and Science, Lakshmanagarh, India <sup>1</sup>

PG Scholar, Department of ECE, Mody Institute of Technology and Science, Lakshmanagarh, India<sup>2</sup>

Assistant Professor, Department of ECE, Mody Institute of Technology and Science, Lakshmanagarh, India<sup>3</sup>

**Abstract:** In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSLA) is one of the fastest adders used in many data- processing processors. The structure of CSLA is such that there is further scope of reducing the area, delay and power consumption. Simple and efficient gate – level modification is used in order to reduce the area, delay and power of CSLA. Based on the modifications, 8-bit, 16-bit, 32-bit and 64-bit architectures of CSLA are designed and compared. In this paper, conventional CSLA is compared with Modified Carry select adder (MCSLA), Regular Square Root CSLA (SQRT CSLA), Modified SQRT CSLA and Proposed SQRT CSLA in terms of area, delay and power consumption. The result analysis shows that the proposed structure is better than the conventional CSLA.

**Keywords:** Adder, Carry select Adder (CSLA), Modified CSLA (MCSLA), Square Root CSLA (SQRT CSLA), Data processing processors.

## I. INTRODUCTION

In many computers and other kind of processors, adders are not only used in the arithmetic logic unit, but also in other parts of the processor, where they are used to calculate addresses, table indices and similar applications. Some other applications of adders are in Multiply – Accumulate (MAC) structures. Adders are also used in multipliers, in high speed integrated circuits and in digital signal processing to execute various algorithms like FFT, IIR and FIR. Now a days, design of low power, area efficient high speed data path logic systems are the most substantial areas in the research of VLSI design.

On the basis of requirements such as area, delay and power consumption some of the complex adders are Ripple Carry Adder, Carry look-Ahead Adder and Carry Select Adder. Ripple Carry Adder (RCA) shows the compact design but their computation time is longer. Time critical applications make use of Carry Look-Ahead Adder (CLA) to derive fast results but it leads to increase in area. But the carry select adder provides a compromise between the small areas but longer delay of RCA and large area with small delay of Carry Look Ahead adder.[1]

This paper presents a comparative analysis of various adders and proposed design of SQRT CSLA by sharing Common Boolean Logic and modified CSLA using Binary to Excess-1 Converter (BEC). Both these adders show less area, delay and power than other adders.

This paper is organized as follows: In section II literature survey is shown, section III deals with modified CSLA, section IV explains Regular SQRT CSLA and Modified SQRT CSLA and section V explains about Proposed SQRT CSLA using common Boolean logic. Results are analysed in section VI and section VII concludes. Section VIII tells about future scope.

## II. LITERATURE SURVEY

Ripple Carry Adder consists of cascaded “N” single bit full adders. Output carry of previous adder becomes the input carry of next full adder. Therefore, the carry of this adder traverses longest path called worst case delay path through N stages. Fig. 1 shows the block diagram of ripple carry adder. Now as the value of N increases, delay of adder will also increase in a linear way. Therefore, RCA has the lowest speed amongst all the adders because of large propagation delay but it occupies the least area. Now CSLA provides a way to get around this linear dependency is to anticipate all possible values of input carry i.e. 0 and 1 and evaluate the result in advance. Once the original value of carry is known, result can be selected using the multiplexer stage. Therefore the conventional CSLA makes use of Dual RCA’s to generate the partial sum and carry by considering input carry  $C_{in}=0$  and  $C_{in}=1$ , then the final sum and carry are selected by multiplexers. Fig. 2 shows the 16-bit Conventional CSLA.



The conventional CSLA is area consuming due to the use of dual RCA's.




Fig. 1 4-bit Ripple Carry Adder

The basic idea of this work is to use Binary to Excess-1 converter (BEC) instead of RCA with  $C_{in}=1$  in conventional CSLA in order to reduce the area and power. [2][3] BEC uses less number of logic gates than N-bit full adder structure. To replace N-bit RCA, an N+1 bit BEC is required. Therefore, Modified CSLA has low power and less area than conventional CSLA. SQRT CSLA has been chosen for comparison with modified design using BEC as it has more balanced delay, less area and low power [4]. Regular SQRT CSLA also uses dual RCAs. In order to reduce the delay, area and power, the design is modified by using BEC instead of RCA with  $C_{in}=1$ . Therefore, the modified SQRT CSLA occupies less area, delay and low power. Further also, the parameters like delay, area and power can be reduced.

table is shown in Table I. Goal of addition is achieved using BEC together with the multiplexer as shown in Fig. 4. One of the input of 8:4 MUX gets as its inputs(B3,B2,B1 and B0) and another input of MUX is BEC output. Boolean expressions of 4-bit BEC are listed below (Note: symbols ~NOT, &AND and ^XOR)

$$X0 = \sim B0$$

$$X1 = B0 \wedge B1$$

$$X2 = B2 \wedge (B0 \wedge B1)$$

$$X3 = B3 \wedge (B0 \wedge B1 \wedge B2)$$




Fig. 3 4-bit Binary to Excess-1 Converter




Fig. 2 16-bit conventional carry select adder

By sharing Common Boolean Logic (CBL), a circuit of SQRT CSLA is proposed. This proposed design is better than all the other adders in respect of area, delay and power consumption.

### III. MODIFIED CSLA

The main idea of this work is to use BEC instead of RCA with carry  $C_{in}=1$  in order to reduce the area and power of conventional CSLA. BEC [3] is a circuit used to add 1 to the input numbers. Circuit of BEC is shown in Fig. 3. And truth

TABLE I

TRUTH TABLE OF 4-BIT BINARY TO EXCESS-1 CONVERTER

Binary Logic $B_0 B_1 B_2 B_3$	Excess-1 Logic $X_0 X_1 X_2 X_3$
0000	0001
0001	0010
0010	0011
0011	0100
0100	0101
0101	0110
0110	0111
0111	1000
1000	1001
1001	1010
1010	1011
1011	1100
1100	1101
1101	1110
1110	1111
1111	0000



The main idea of this work is to use BEC instead of RCA with  $C_{in}=1$  in order to get the reduced area and power consumption of the conventional CSLA. To replace the N-bit RCA, N+1 bit BEC is required.




Fig.4 4-bit Binary to Excess-1 logic with 8:4 multiplexer

Thus, modified CSLA is designed such that it occupies less area and has low power than conventional CSLA. Block diagram of Modified CSLA is shown in Fig. 5.




Fig. 5 Block diagram of 16-bit modified carry select adder

#### IV. REGULAR Sqrt CSLA AND MODIFIED Sqrt CSLA

The structure of 16-bit regular Sqrt CSLA is shown in Fig. 6. It has five groups of different size RCA. Each group contains dual RCA and MUX. Conventional CSLA has one main disadvantage of high area usage. This advantage can be overcome in Regular Sqrt CSLA. So Sqrt CSLA is improved version of Conventional CSLA. Time delay of conventional CSLA can be decreased by having one more input into each set of adders than in previous set. This is known as Sqrt CSLA. In Sqrt CSLA, group3 has two sets of 3-bit RCA. Selection input of 8:4 MUX is c3. If  $c3=0$ ,

then MUX selects first RCA output ( $C_{in}=0$ ) otherwise second RCA output ( $C_{in}=1$ ) is selected.




Fig.6 Regular 16-bit Sqrt CSLA

Modified Sqrt CSLA is similar to that of regular Sqrt CSLA, the only difference is we replace RCA with  $C_{in}=1$  with BEC. This replaced BEC performs the same operation as that of the replaced RCA with  $C_{in}=1$ . Fig. 7 shows the block diagram of modified Sqrt CSLA. This structure consumes less area, delay and power than regular Sqrt CSLA because of less number of transistors are used.




Fig. 7 Modified 16-bit Sqrt CSLA

#### V. PROPOSED Sqrt CSLA USING COMMON BOOLEAN LOGIC

To remove the duplicate adder cells in the conventional CSLA, an area efficient Sqrt CSLA is proposed by sharing Common Boolean Logic (CBL) term. While analysing the truth table of single bit full adder, results show that the output of summation signal as carry-in signal is logic "0" is



inverse signal of itself as carry-in signal is logic "1". It is illustrated by red circles in Table II. To share the Common Boolean Logic term, we only need to implement a XOR gate and one INV gate to generate the summation pair. And to generate the carry pair, we need to implement one OR gate and one AND gate. In this way, the summation and carry circuits can be kept parallel.

TABLE III

TRUTH TABLE OF SINGLE BIT FULL ADDER, WHERE THE UPPER HALF PART IS THE CASE OF  $C_{in}=0$  AND THE LOWER HALF PART IS THE CASE OF  $C_{in}=1$

$C_{in}$	A	B	$S_0$	$C_0$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

This method replaces the Binary to Excess-1 converter add one circuit by common Boolean logic. As compared with modified Sqrt CSLA, the proposed structure is little bit faster. Internal structure of proposed CSLA is shown in Fig. 8.




Fig. 8 Internal structure of the proposed area-efficient carry select adder is constructed by sharing the common Boolean logic term

In the proposed Sqrt CSLA, the transistor count is trade-off with the speed in order to achieve lower power

delay product. Thus the proposed Sqrt CSLA using CBL is better than all the other designed adders. Fig. 9 shows the block diagram of Proposed Sqrt CSLA.




Fig. 9 16-bit Proposed Sqrt CSLA using Common Boolean Logic

## VI. RESULTS

This work has been developed using Xilinx tool. Table III shows the comparison between the various adders like conventional CSLA, Modified CSLA, regular Sqrt CSLA, modified Sqrt CSLA and proposed Sqrt CSLA for 8-bit, 16-bit, 32-bit and 64-bit. The parameters on which they are compared are area, delay and power. Fig. 10 depicts that the proposed Sqrt CSLA has less number of gates and hence less area. Fig. 11 shows the adder circuit for delay comparison. The results compared in Fig. 12 shows that the power consumption of proposed Sqrt CSLA is reduced. It is clear that power, area and delay of proposed Sqrt CSLA for 8-bit, 16-bit, 32-bit and 64-bit is reduced as compared to other adders.

TABLE IIIII

COMPARISON OF ADDERS FOR AREA, DELAY, POWER AND POWER DELAY PRODUCT

Word Size	Adder	Area (No. of gate count)	Delay (ns)	Power (mW)	Power Delay Product (pWs)
8-bit	Conventional (Dual RCA)	200	14.46	94.48	1366.36
	Modified (with BEC)	167	16.63	86.92	1445.47
	Regular Sqrt (Dual RCA)	144	11.92	193	2300.56
	Modified Sqrt(with	132	13.69	180	2464.2



	BEC)				
	Proposed Sqrt(with CBL)	111	11.15	119	1326.85
16-bit	Conventional (Dual RCA)	480	19.81	94.63	1874.90
	Modified (with BEC)	381	21.59	81.38	1757.48
	Regular Sqrt (Dual RCA)	348	16.15	315	5087.25
	Modified Sqrt(with BEC)	291	18.77	268	5030.36
	Proposed Sqrt(with CBL)	276	15.48	177	2739.96
32-bit	Conventional (Dual RCA)	1040	30.51	95.01	2899.42
	Modified (with BEC)	809	32.65	79.81	2605.79
	Regular Sqrt (Dual RCA)	698	28.97	553	16020.41
	Modified Sqrt(with BEC)	762	34.44	448	15429.12
	Proposed Sqrt(with CBL)	552	26.23	321	8419.23
64-bit	Conventional (Dual RCA)	2160	51.92	95.49	4958.222
	Modified (with BEC)	1665	54.01	79.25	4280.292
	Regular Sqrt (Dual RCA)	1592	52.82	860	45425.2
	Modified Sqrt(with BEC)	1498	64.61	745	48134.45
	Proposed Sqrt(with CBL)	1104	47.74	555	26495.7




Fig. 10 Comparison of adders for area (no. of gate count)




Fig. 11 Comparison of adders for delay




Fig. 12 Comparison of adders for power



## VII. CONCLUSION

Power, delay and area are the constituent factors in VLSI design that limits the performance of any circuit. This work presents a simple approach to reduce the area, delay and power of CSLA architecture. The conventional carry select adder has the disadvantage of more power consumption and occupying more chip area. The proposed SQRT CSLA using common Boolean logic has low power, less delay and reduced area than all the other adder structures. It is also little bit faster than all the other adders. In this way, the transistor count of proposed SQRT CSLA is reduced having less area and low power which makes it simple and efficient for VLSI hardware implementations.

## VIII. FUTURE SCOPE

This work has been designed for 8-bit, 16-bit, 32-bit and 64-bit word size and results are evaluated for parameters like area, delay and power. This work can be further extended for higher number of bits. New architectures can be designed in order to reduce the power, area and delay of the circuits. Steps may be taken to optimize the other parameters like frequency, number of gate clocks, length etc.

## REFERENCES

- [1] Kuldeep Rawat, Tarek Darwish and Magdy Bayoumi, "A low power and reduced area Carry Select Adder", 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470, March 2002.
- [2] Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area," *Electron. Lett.* vol. 37, no. 10, pp. 614- 615, May 2001.
- [3] J. M. Rabaey, *Digital Integrated Circuits-A Design Perspective*. Upper Saddle River, NJ: Prentice-Hall, 2001.
- [4] Cadence, "Encounter user guide," Version 6.2.4, March 2008.
- [5] R. Priya and J. Senthil Kumar, "Enhanced area efficient architecture for 128 bit Modified CSLA", *International Conference on Circuits, Power and Computing Technologies*, 2013.
- [6] Shivani Parmar and Kirat pal Singh, "Design of high speed hybrid carry select adder", *IEEE*, 2012.
- [7] I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin, and Chien-Chang Peng, "An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term", *Proceedings of the International MultiConference of Engineers and Computer Scientist 2012 Vol II, IMCES 2012, Hong-Kong, March 14-16 2012*.
- [8] B. Ramkumar and Harish M Kittur, "Low-Power and Area-Efficient Carry Select Adder", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, VOL. 20, NO. 2, February 2012.
- [8] Ms. S.Manjui, Mr. V. Sornagopae, "An Efficient SQRT Architecture of Carry Select Adder Design by Common Boolean Logic", *IEEE*, 2013.
- [9] Youngjoon Kim and Lee-Sup Kim, "64-bit carry-select adder with reduced area", *Electronics Letters*, vol.37, issue 10, pp.614-615, May 2001.
- [10] Yajuan He, Chip-Hong Chang and Jiangmin Gu, "An area efficient 64-bit square root Carry-Select Adder for low power applications", *IEEE International Symposium on Circuits and Systems*, vol.4, pp.4082-4085, May 2005.
- [11] Youngjoon Kim and Lee-Sup Kim, "A low power carry select adder with reduced area", *IEEE International Symposium on Circuits and Systems*, vol.4, pp.218-221, May 2001.
- [12] Hiroyuki Morinaka, Hiroshi Makino, Yasunobu Nakase, Hiroaki Suzuki and Koichiro Mashiko, "A 64bit Carry Look-ahead CMOS Adder using Modified Carry Select", *Proceeding of IEEE on Custom Integrated Circuits Conference*, pp.585-588, May 1995.

- [13] June Wang, Zhongde Wang, G.A. Jullien and W.C. Miller, "Aretime analysis of Carry Lookahead Adders using enhanced multiple output domino logic", *IEEE International Symposium on Circuits and systems*, vol.4, pp.59-62, June 1994.
- [14] Akhilesh Tyagi, "A reduced-area scheme for Carry-Select Adders", *IEEE transaction on Computers*, vol. 42, pp.1163-1170, October 1993.
- [15] David Jeff Jackson and Sidney Joel Hannah, "Modelling and Comparison of Adder Designs with Verilog HDL", 25th Southeastern Symposium on System Theory, pp.406-410, March 1993.
- [16] Akhilesh Tyagi, "A Reduced Area Scheme for Carry-Select Adders", *IEEE International Conference on Computer design*, pp.255-258, Sept 1990.
- [17] O. J. Bedrij, "Carry-Select Adder", *IRE transactions on Electronics Computers*, vol.EC-11, pp. 340-346, June 1962.
- [18] Neil H.E. Weste and K. Eshraghian, "Principle Of CMOS VLSI designs: a system perspective", (Addison-Wesley, 1998), 2nd edn, 1998.
- [19] Richard P. Brent and H. T. Kung, "A Regular Layout for Parallel Adders", *IEEE transactions on Computers*, vol.c-31, pp.260-264, March 1982.
- [20] David Jeff Jackson and Sidney Joel Hannah, "Modelling and Comparison of Adder Designs with Verilog HDL", 25th Southeastern Symposium on System Theory, pp.406-410, March 1993.

## BIOGRAPHY



**Pallavi Saxena** received her B. Tech. degree in Electronics And Instrumentation from Hindustan College of Science And Technology, Mathura, Uttar Pradesh, India affiliated to Gautam Buddha technical University, Lucknow, Uttar Pradesh, India in 2012. At present, she is pursuing M. Tech. in VLSI Design. Her areas of interest are Low Power VLSI Design and Digital Electronics.



**Urvashi Purohit** received her B. Tech. Degree in Electronics And communication from Sobhasaria Engineering College, Sikar, Rajasthan, India affiliated to Rajasthan Technical University, Kota, Rajastha, India in 2012. At present, she is pursuing M. Tech. in VLSI Design. Her areas of interest are Digital communication and Digital Electronics.



**Priyanka Joshi** is currently working as Faculty in ECE Department at Mody Institute of Technology and Science, Lakshmangarh.